Total dose irradiation of various CMOS SRAMs is shown to imprint the pattern stored in the memory during irradiation. This imprinted pattern is the preferred state of the memory at subsequent power-up. Imprinting can occur at dose levels significantly below the failure level of the devices and is consistent with the bias dependent radiation induced threshold shifts of the individual transistors of the memory cells. However, before total imprinting occurs, other unusual imprinting phenomena can occur, such as a reverse imprinting effect seen in SOS memories, which is probably related to the bias dependence of back-channel leakage.
INTRODUCTION

Permanent pattern burn-in in CMOS memories from
Co-60 irradiation has been previously reported [1] .
A transient memory imprint effect has also been reported [2] , where the accumulated dose from repeated high dose rate pulses creates a preferred state. The memory can then be triggered to switch to this preferred state, from a complementary state, by a single pulse with a dose rate above the upset thresh-
old. An SEU (Single Event Upset) related imprinting effect has recently been reported [3] , where the accumulated dose from high energy proton irradiation creates a preferred state such that the upset probability of that state is reduced and that of the complementary state is increased.
This work reports on an imprinting effect which occurs from total dose accumulation from Co-60 irradiation, but takes place before permanent burn-in. The preferred state does not have to be triggered or observed by additional radiation, but will be the observed state upon subsequent power-up of the memory.
When power is first applied to a SRAM (Static Random Access Memory), each memory cell must assume either a one or zero state. If there is sufficient asymmetry in the memory cell such that it always assumes the same state upon power-up, then that cell has a preferred state. Usually, most memory cells have a preferred state. Before irradiation, the preferred state distribution is typically random and about equally divided between ones and zeros over the entire memory. This distribution is changed when a pattern is stored in the memory and the memory is then irradiated.
This effect was first observed while testing a 1K x 1 CMOS/SOI (Silicon-on-Insulator) SRAM. The device was being irradiated with a checkerboard pattern stored in the memory. At various total dose levels the device was removed to perform a complete characterization on an LSIC tester. The device was then returned to the Co-60 cell and the pattern was again stored and the irradiation was continued. After a certain level of total dose was reached, it was no longer necessary to rewrite the pattern after characterization since it came up in that state when power was applied. This led to further study of the effect.
RESULTS
All irradiations were performed in a Co-60 hot cell. With the devices set at the proper distance for the dose rate desired, the source was raised into the room.
An ionization chamber probe monitored dose rate and accumulated dose. The devices remained essentially at room temperature.
An initial study compared identical 1K x 1 CMOS SRAM circuits (5pm design rules) fabricated in three different substrate materials (SOS, oxygen implanted SOI, zone-melt recrystallized SOI) using an unhardened process. In this study, a checkerboard pattern was written into the memory and then continuously read during irradiation and checked against the initial pattern. Errors were displayed on a bit map on an oscilloscope as shown in Figure 1 Table 1 .
Following these initial results on developmental, unhardened devices, attention was turned to both commercial, unhardened devices and to advanced, hardened devices to determine the universality of the effect. To allow a more systematic study, the test procedure was completely automated. A program for a Tektronix 3260 tester was written to provide a statistical measurement capability. The program applies power to the memory, then reads every location to determine whether it is in a one or zero state. The results are stored and the power is removed. This U.S. Government work not protected by U.S. copyright. Figure 2 .
Imprinting has begun after the first 1 Krad (Si) step. The effect increases with total dose and the pattern is imprinted almost 100% by 6 Krad(Si), which is the failure threshold of the device (output low out of spec). The other two groups of devices had either an all ones or an all zeros pattern stored during irradiation, and gave similar results.
The next group of devices studied involved developmental, radiation-hardened VHSIC I-like, 1K CMOS SRAMs from three different manufacturers. Tests were performed on four CMOS/SOS devices and five each of two different CMOS/bulk devices. They all basically used a standard six transistor memory cell, except that one of the two bulk types (Bulk-B) included cross-coupled resistors for SEU protection, and the SOS devices included capacitive elements for a similar purpose. The failure level for the SOS devices was 1.6 Mrad (Si). The Bulk-A devices were still functional at 1. Figure 4 . The other 40% of the cells are indeterminate. Above 100 Krad(Si), the stored pattern begins to be imprinted, and is almost completely imprinted at the failure level of 1.6 Mrad(Si). The stable state for such a configuration is either P1, N2 on and P2, Ni off, or P2, NI on and P1, N2 off, which are the "one" and "zero" states of the memory cell. At power-up, nodes 1 and 2 will initially assume a value somewhere between Vcc and ground. If all transistors were exactly matched, one could not predict which state the cell would assume. Our data show that, with the exception of the hardened SOS parts, there is sufficient asymmetry in most cells that they always move toward the same state. For example, if the N-channel transistors are dominant, and if Ni is turned on harder than N2 for the same gate voltage, this will pull node 2 lower which will tend to turn N2 off and P2 on. This, in turn, pulls node 1 high, turning NI on harder and P1 off. Thus, the cell would assume the stable configuration of Ni, P2 on and N2, PI off, with node I at Vcc and node 2 at ground.
Radiation will shift the thresholds of the various transistors and it is well known that the bias state of the transistor during irradiation affects the magnitude of this threshold shift [4] .
The bias state has a larger effect on the N-channel transistors than on the P-channel transistors. The threshold shift for an N-channel transistor will be larger for the transistor biased on (positive gate voltage) due to holes being attracted to the Si/oxide interface, than for the transistor biased off (zero gate voltage). Conversely for P-channel transistors, the threshold shift will be somewhat smaller for the transistor biased on (negative gate voltage) due to holes being pulled away from the Si/oxide interface, than for the transistor biased off (zero gate voltage).
N-channel thresholds initially shift to less positive values due to trapped holes, but with increasing dose, may turn around and shift back to more positive values due to interface state generation. P-channel thresholds shift monotonically to more negative values due to trapped holes. Interface states are not as significant for P-channel transistors since the absence of positive bias inhibits interface state generation, and any interface states would be below the Fermi level, and thus unfilled, at inversion.
For the CMOS memory cell, then, radiation will tend to turn on N-channel devices initially and to turn off P-channel devices. Due to the bias effects noted above, the larger effect for the N-channel transistors will be to reinforce the on N-channel transistor rather than countering the on P-channel transistor. Thus, in both cases, the radiation should tend to reinforce the state that the memory cell is in during the irradiation, and will shift the cell toward a preference for that state at subsequent power-up. The reverse imprinting effect observed at low dose in SOS memories is most likely due to the bias dependence of radiation induced back-channel leakage in the N-channel transistors. Though radiation induced back-channel leakage is influenced by both gate and drain bias, the drain bias induced fields cause the greater impact on charge trapping in the sapphire substrate and the resulting back-channel leakage [5] . Thus the "off" N-channel transistor in an SRAM cell (gate at zero bias and drain at Vcc) will have more radiation induced leakage than the N-channel "on" transistor (gate at Vcc and drain at zero bias). The ratio of leakage currents induced for "off" bias to "on" bias can be very large at low doses. At subsequent power-up, the greater backchannel leakage path of the previously "off" N-channel transistor would tend to pull that drain low, pushing the memory cell to the opposite state to the one it was in during irradiation. At higher doses, where the bias dependence of leakage currents is not as great and leakage currents tend to saturate, the threshold related imprinting of the stored pattern would be expected to dominate. Again, a detailed radiation study of the individual transistors is required to confirm this hypothesis. It is interesting to note, however, that this reverse imprinting effect was only seen in SOS devices and not in SOI devices, probably due to the different charge trapping mechanisms in sapphire from those in silicon dioxide. 
CONCLUSIONS
Our results have shown that complete imprinting by total dose irradiation can occur well below the radiation failure threshold of CMOS SRAMs and that unusual imprinting phenomena can occur at much lower doses than that. These phenomena include the reverse imprinting effect in CMOS/SOS devices. The ultimate imprinting of the stored pattern is consistent with what one would expect from the bias dependent threshold shifts of the individual transistors of the memory cell. One can also argue that the different imprinting behavior observed in different devices, at doses below that required for complete imprinting, are also consistent with the bias dependence of radiation induced threshold shifts and leakage currents. However, a detailed study of the radiation behavior of the individual transistors will have to be done to see if one can simulate all of these phenomena.
Further study is also required to determine the full implications of these effects on radiation test procedures for CMOS memories.
